The ADC10 module is a high-performance 10-bit analog-to-digital converter. This chapter describes the operation of the ADC10 module of the 2xx family.

<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>22.1 ADC10 Introduction</td>
<td>540</td>
</tr>
<tr>
<td>22.2 ADC10 Operation</td>
<td>542</td>
</tr>
<tr>
<td>22.3 ADC10 Registers</td>
<td>558</td>
</tr>
</tbody>
</table>
22.1 ADC10 Introduction

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and data transfer controller (DTC).

The DTC allows ADC10 samples to be converted and stored anywhere in memory without CPU intervention. The module can be configured with user software to support a variety of applications.

ADC10 features include:

- Greater than 200 ksps maximum conversion rate
- Monotonic 10-bit converter with no missing codes
- Sample-and-hold with programmable sample periods
- Conversion initiation by software or Timer_A
- Software selectable on-chip reference voltage generation (1.5 V or 2.5 V)
- Software selectable internal or external reference
- Eight external input channels (twelve on MSP430x22xx devices)
- Conversion channels for internal temperature sensor, $V_{CC}$, and external references
- Selectable conversion clock source
- Single-channel, repeated single-channel, sequence, and repeated sequence conversion modes
- ADC core and reference voltage can be powered down separately
- Data transfer controller for automatic storage of conversion results

The block diagram of ADC10 is shown in Figure 22-1.
**Figure 22-1. ADC10 Block Diagram**

†MSP430x22xx devices only, Channels A12-A15 tied to channel A1 in other devices
‡TA1 on MSP430x20x2 devices
22.2 ADC10 Operation

The ADC10 module is configured with user software. The setup and operation of the ADC10 is discussed in the following sections.

22.2.1 10-Bit ADC Core

The ADC core converts an analog input to its 10-bit digital representation and stores the result in the ADC10MEM register. The core uses two programmable/selectable voltage levels ($V_{R+}$ and $V_{R-}$) to define the upper and lower limits of the conversion. The digital output ($N_{ADC}$) is full scale (03FFh) when the input signal is equal to or higher than $V_{R+}$, and zero when the input signal is equal to or lower than $V_{R-}$. The input channel and the reference voltage levels ($V_{R+}$ and $V_{R-}$) are defined in the conversion-control memory. Conversion results may be in straight binary format or 2s-complement format. The conversion formula for the ADC result when using straight binary format is:

$$N_{ADC} = 1023 \times \frac{V_{IN} - V_{R-}}{V_{R+} - V_{R-}}$$

The ADC10 core is configured by two control registers, ADC10CTL0 and ADC10CTL1. The core is enabled with the ADC10ON bit. With few exceptions the ADC10 control bits can only be modified when ENC = 0. ENC must be set to 1 before any conversion can take place.

22.2.1.1 Conversion Clock Selection

The ADC10CLK is used both as the conversion clock and to generate the sampling period. The ADC10 source clock is selected using the ADC10SSELx bits and can be divided from 1-8 using the ADC10DIVx bits. Possible ADC10CLK sources are SMCLK, MCLK, ACLK and an internal oscillator ADC10OSC.

The ADC10OSC, generated internally, is in the 5-MHz range, but varies with individual devices, supply voltage, and temperature. See the device-specific data sheet for the ADC10OSC specification.

The user must ensure that the clock chosen for ADC10CLK remains active until the end of a conversion. If the clock is removed during a conversion, the operation will not complete, and any result will be invalid.

22.2.2 ADC10 Inputs and Multiplexer

The eight external and four internal analog signals are selected as the channel for conversion by the analog input multiplexer. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching as shown in Figure 22-2. The input multiplexer is also a T-switch to minimize the coupling between channels. Channels that are not selected are isolated from the A/D and the intermediate node is connected to analog ground ($V_{SS}$) so that the stray capacitance is grounded to help eliminate crosstalk.

The ADC10 uses the charge redistribution method. When the inputs are internally switched, the switching action may cause transients on the input signal. These transients decay and settle before causing errant conversion.

![Figure 22-2. Analog Multiplexer](image-url)
22.2.2.1 Analog Port Selection

The ADC10 external inputs Ax, \( V_{\text{eREF}} \), and \( V_{\text{REF}} \) share terminals with general purpose I/O ports, which are digital CMOS gates (see device-specific data sheet). When analog signals are applied to digital CMOS gates, parasitic current can flow from VCC to GND. This parasitic current occurs if the input voltage is near the transition level of the gate. Disabling the port pin buffer eliminates the parasitic current flow and therefore reduces overall current consumption. The ADC10AEEx bits provide the ability to disable the port pin input and output buffers.

; P2.3 on MSP430x22xx device configured for analog input
BIS.B #08h, &ADC10AE0 ; P2.3 ADC10 function and enable

22.2.3 Voltage Reference Generator

The ADC10 module contains a built-in voltage reference with two selectable voltage levels. Setting REFON = 1 enables the internal reference. When REF2_5V = 1, the internal reference is 2.5 V. When REF2_5V = 0, the reference is 1.5 V. The internal reference voltage may be used internally and, when REFOUT = 0, externally on pin \( V_{\text{REF}} \).

External references may be supplied for \( V_R^+ \) and \( V_R^- \) through pins A4 and A3 respectively. When external references are used, or when \( V_{\text{CC}} \) is used as the reference, the internal reference may be turned off to save power.

An external positive reference \( V_{\text{eREF}} \) can be buffered by setting SREF0 = 1 and SREF1 = 1. This allows using an external reference with a large internal resistance at the cost of the buffer current. When REFBURST = 1 the increased current consumption is limited to the sample and conversion period.

External storage capacitance is not required for the ADC10 reference source as on the ADC12.

22.2.3.1 Internal Reference Low-Power Features

The ADC10 internal reference generator is designed for low power applications. The reference generator includes a band-gap voltage source and a separate buffer. The current consumption of each is specified separately in the device-specific data sheet. When REFON = 1, both are enabled and when REFON = 0 both are disabled. The total settling time when REFON becomes set is \( \approx 30 \mu s \).

When REFON = 1, but no conversion is active, the buffer is automatically disabled and automatically re-enabled when needed. When the buffer is disabled, it consumes no current. In this case, the band-gap voltage source remains enabled.

When REFOUT = 1, the REFBURST bit controls the operation of the internal reference buffer. When REFBURST = 0, the buffer will be on continuously, allowing the reference voltage to be present outside the device continuously. When REFBURST = 1, the buffer is automatically disabled when the ADC10 is not actively converting, and automatically re-enabled when needed.

The internal reference buffer also has selectable speed vs. power settings. When the maximum conversion rate is below 50 ksps, setting ADC10SR = 1 reduces the current consumption of the buffer approximately 50%.

22.2.4 Auto Power-Down

The ADC10 is designed for low power applications. When the ADC10 is not actively converting, the core is automatically disabled and automatically re-enabled when needed. The ADC10OSC is also automatically enabled when needed and disabled when not needed. When the core or oscillator is disabled, it consumes no current.

22.2.5 Sample and Conversion Timing

An analog-to-digital conversion is initiated with a rising edge of sample input signal SHI. The source for SHI is selected with the SHSx bits and includes the following:

- The ADC10SC bit
- The Timer_A Output Unit 1
- The Timer_A Output Unit 0
- The Timer_A Output Unit 2
The polarity of the SHI signal source can be inverted with the ISSH bit. The SHTx bits select the sample period $t_{\text{sample}}$ to be 4, 8, 16, or 64 ADC10CLK cycles. The sampling timer sets SAMPCON high for the selected sample period after synchronization with ADC10CLK. Total sampling time is $t_{\text{sample}} + t_{\text{sync}}$. The high-to-low SAMPCON transition starts the analog-to-digital conversion, which requires 13 ADC10CLK cycles as shown in Figure 22-3.

![Figure 22-3. Sample Timing](image)

22.2.5.1 Sample Timing Considerations

When SAMPCON = 0 all Ax inputs are high impedance. When SAMPCON = 1, the selected Ax input can be modeled as an RC low-pass filter during the sampling time $t_{\text{sample}}$, as shown in Figure 22-4. An internal MUX-on input resistance $R_I$ (max. 2 kΩ) in series with capacitor $C_I$ (max. 27 pF) is seen by the source. The capacitor $C_I$ voltage $V_C$ must be charged to within $\frac{1}{2}$ LSB of the source voltage $V_S$ for an accurate 10-bit conversion.

![Figure 22-4. Analog Input Equivalent Circuit](image)

The resistance of the source $R_S$ and $R_I$ affect $t_{\text{sample}}$. The following equations can be used to calculate the minimum sampling time for a 10-bit conversion.

$$t_{\text{sample}} > (R_S + R_I) \times \ln(2^{11}) \times C_I$$

Substituting the values for $R_I$ and $C_I$ given above, the equation becomes:

$$t_{\text{sample}} > (R_S + 2 \text{ kΩ}) \times 7.625 \times 27 \text{ pF}$$

For example, if $R_S$ is 10 kΩ, $t_{\text{sample}}$ must be greater than 2.47 µs.

When the reference buffer is used in burst mode, the sampling time must be greater than the sampling time calculated and the settling time of the buffer, $t_{\text{REFBURST}}$:

$$t_{\text{sample}} > (R_S + R_I) \times \ln(2^{11}) \times C_I$$

For example, if $V_{\text{Ref}}$ is 1.5 V and $R_S$ is 10 kΩ, $t_{\text{sample}}$ must be greater than 2.47 µs when ADC10SR = 0, or 2.5 µs when ADC10SR = 1. See the device-specific data sheet for parameters.
To calculate the buffer settling time when using an external reference, the formula is:

\[ t_{\text{REFBURST}} = S_R \times V_{\text{Ref}} - 0.5 \, \mu s \]

Where:
- \( S_R \) = Buffer slew rate (~1 \( \mu s/V \) when ADC10SR = 0 and ~2 \( \mu s/V \) when ADC10SR = 1)
- \( V_{\text{Ref}} \) = External reference voltage

### 22.2.6 Conversion Modes

The ADC10 has four operating modes selected by the CONSEQx bits as discussed in Table 22-1.

**Table 22-1. Conversion Mode Summary**

<table>
<thead>
<tr>
<th>CONSEQx</th>
<th>Mode</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Single channel single-conversion</td>
<td>A single channel is converted once.</td>
</tr>
<tr>
<td>01</td>
<td>Sequence-of-channels</td>
<td>A sequence of channels is converted once.</td>
</tr>
<tr>
<td>10</td>
<td>Repeat single channel</td>
<td>A single channel is converted repeatedly.</td>
</tr>
<tr>
<td>11</td>
<td>Repeat sequence-of-channels</td>
<td>A sequence of channels is converted repeatedly.</td>
</tr>
</tbody>
</table>
### 22.2.6.1 Single-Channel Single-Conversion Mode

A single channel selected by INCHx is sampled and converted once. The ADC result is written to ADC10MEM. Figure 22-5 shows the flow of the single-channel, single-conversion mode. When ADC10SC triggers a conversion, successive conversions can be triggered by the ADC10SC bit. When any other trigger source is used, ENC must be toggled between each conversion.

**Figure 22-5. Single-Channel Single-Conversion Mode**
22.2.6.2 Sequence-of-Channels Mode

A sequence of channels is sampled and converted once. The sequence begins with the channel selected by INCHx and decrements to channel A0. Each ADC result is written to ADC10MEM. The sequence stops after conversion of channel A0. Figure 22-6 shows the sequence-of-channels mode. When ADC10SC triggers a sequence, successive sequences can be triggered by the ADC10SC bit. When any other trigger source is used, ENC must be toggled between each sequence.

Figure 22-6. Sequence-of-Channels Mode
22.2.6.3 Repeat-Single-Channel Mode

A single channel selected by INCHx is sampled and converted continuously. Each ADC result is written to ADC10MEM. Figure 22-7 shows the repeat-single-channel mode.

Figure 22-7. Repeat-Single-Channel Mode
22.2.6.4 Repeat-Sequence-of-Channels Mode

A sequence of channels is sampled and converted repeatedly. The sequence begins with the channel selected by INCHx and decrements to channel A0. Each ADC result is written to ADC10MEM. The sequence ends after conversion of channel A0, and the next trigger signal re-starts the sequence. Figure 22-8 shows the repeat-sequence-of-channels mode.

Figure 22-8. Repeat-Sequence-of-Channels Mode
22.2.6.5 Using the MSC Bit

To configure the converter to perform successive conversions automatically and as quickly as possible, a multiple sample and convert function is available. When MSC = 1 and CONSEQx > 0 the first rising edge of the SHI signal triggers the first conversion. Successive conversions are triggered automatically as soon as the prior conversion is completed. Additional rising edges on SHI are ignored until the sequence is completed in the single-sequence mode or until the ENC bit is toggled in repeat-single-channel, or repeated-sequence modes. The function of the ENC bit is unchanged when using the MSC bit.

22.2.6.6 Stopping Conversions

Stopping ADC10 activity depends on the mode of operation. The recommended ways to stop an active conversion or conversion sequence are:

- Resetting ENC in single-channel single-conversion mode stops a conversion immediately and the results are unpredictable. For correct results, poll the ADC10BUSY bit until reset before clearing ENC.
- Resetting ENC during repeat-single-channel operation stops the converter at the end of the current conversion.
- Resetting ENC during a sequence or repeat sequence mode stops the converter at the end of the sequence.
- Any conversion mode may be stopped immediately by setting the CONSEQx=0 and resetting the ENC bit. Conversion data is unreliable.

22.2.7 ADC10 Data Transfer Controller

The ADC10 includes a data transfer controller (DTC) to automatically transfer conversion results from ADC10MEM to other on-chip memory locations. The DTC is enabled by setting the ADC10DTC1 register to a nonzero value.

When the DTC is enabled, each time the ADC10 completes a conversion and loads the result to ADC10MEM, a data transfer is triggered. No software intervention is required to manage the ADC10 until the predefined amount of conversion data has been transferred. Each DTC transfer requires one CPU MCLK. To avoid any bus contention during the DTC transfer, the CPU is halted, if active, for the one MCLK required for the transfer.

A DTC transfer must not be initiated while the ADC10 is busy. Software must ensure that no active conversion or sequence is in progress when the DTC is configured:

```assembly
; ADC10 activity test
BIC.W #ENC, &ADC10CTL0 ;

busy_test BIT.W #BUSY, &ADC10CTL1 ;
JNZ busy_test ;
MOV.W #xxx, &ADC10SA ; Safe
MOV.B #xx, &ADC10DTC1 ;

; continue setup
```
22.2.7.1 One-Block Transfer Mode

The one-block mode is selected if the ADC10TB is reset. The value n in ADC10DTC1 defines the total number of transfers for a block. The block start address is defined anywhere in the MSP430 address range using the 16-bit register ADC10SA. The block ends at ADC10SA+2n-2. The one-block transfer mode is shown in Figure 22-9.

![Figure 22-9. One-Block Transfer](image)

The internal address pointer is initially equal to ADC10SA and the internal transfer counter is initially equal to 'n'. The internal pointer and counter are not visible to software. The DTC transfers the word-value of ADC10MEM to the address pointer ADC10SA. After each DTC transfer, the internal address pointer is incremented by two and the internal transfer counter is decremented by one.

The DTC transfers continue with each loading of ADC10MEM, until the internal transfer counter becomes equal to zero. No additional DTC transfers will occur until a write to ADC10SA. When using the DTC in the one-block mode, the ADC10IFG flag is set only after a complete block has been transferred. Figure 22-10 shows a state diagram of the one-block mode.
Figure 22-10. State Diagram for Data Transfer Control in One-Block Transfer Mode
22.2.7.2 Two-Block Transfer Mode

The two-block mode is selected if the ADC10TB bit is set. The value n in ADC10DTC1 defines the number of transfers for one block. The address range of the first block is defined anywhere in the MSP430 address range with the 16-bit register ADC10SA. The first block ends at ADC10SA+2n−2. The address range for the second block is defined as SA+2n to SA+4n-2. The two-block transfer mode is shown in Figure 22-11.

The internal address pointer is initially equal to ADC10SA and the internal transfer counter is initially equal to 'n'. The internal pointer and counter are not visible to software. The DTC transfers the word-value of ADC10MEM to the address pointer ADC10SA. After each DTC transfer the internal address pointer is incremented by two and the internal transfer counter is decremented by one.

The DTC transfers continue, with each loading of ADC10MEM, until the internal transfer counter becomes equal to zero. At this point, block one is full and both the ADC10IFG flag the ADC10B1 bit are set. The user can test the ADC10B1 bit to determine that block one is full.

The DTC continues with block two. The internal transfer counter is automatically reloaded with 'n'. At the next load of the ADC10MEM, the DTC begins transferring conversion results to block two. After n transfers have completed, block two is full. The ADC10IFG flag is set and the ADC10B1 bit is cleared. User software can test the cleared ADC10B1 bit to determine that block two is full. Figure 22-12 shows a state diagram of the two-block mode.
Figure 22-12. State Diagram for Data Transfer Control in Two-Block Transfer Mode
22.2.7.3 Continuous Transfer

A continuous transfer is selected if ADC10CT bit is set. The DTC will not stop after block one in (one-block mode) or block two (two-block mode) has been transferred. The internal address pointer and transfer counter are set equal to ADC10SA and n respectively. Transfers continue starting in block one. If the ADC10CT bit is reset, DTC transfers cease after the current completion of transfers into block one (in the one-block mode) or block two (in the two-block mode) have been transfer.

22.2.7.4 DTC Transfer Cycle Time

For each ADC10MEM transfer, the DTC requires one or two MCLK clock cycles to synchronize, one for the actual transfer (while the CPU is halted), and one cycle of wait time. Because the DTC uses MCLK, the DTC cycle time is dependent on the MSP430 operating mode and clock system setup.

If the MCLK source is active, but the CPU is off, the DTC uses the MCLK source for each transfer, without re-enabling the CPU. If the MCLK source is off, the DTC temporarily restarts MCLK, sourced with DCOCLK, only during a transfer. The CPU remains off and after the DTC transfer, MCLK is again turned off. The maximum DTC cycle time for all operating modes is show in Table 22-2.

Table 22-2. Maximum DTC Cycle Time

<table>
<thead>
<tr>
<th>CPU Operating Mode</th>
<th>Clock Source</th>
<th>Maximum DTC Cycle Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Active mode</td>
<td>MCLK = DCOCLK</td>
<td>3 MCLK cycles</td>
</tr>
<tr>
<td>Active mode</td>
<td>MCLK = LFXT1CLK</td>
<td>3 MCLK cycles</td>
</tr>
<tr>
<td>Low-power mode LPM0/1</td>
<td>MCLK = DCOCLK</td>
<td>4 MCLK cycles</td>
</tr>
<tr>
<td>Low-power mode LPM3/4</td>
<td>MCLK = DCOCLK</td>
<td>4 MCLK cycles + 2 (\mu)s (^{(1)})</td>
</tr>
<tr>
<td>Low-power mode LPM0/1</td>
<td>MCLK = LFXT1CLK</td>
<td>4 MCLK cycles</td>
</tr>
<tr>
<td>Low-power mode LPM3</td>
<td>MCLK = LFXT1CLK</td>
<td>4 MCLK cycles</td>
</tr>
<tr>
<td>Low-power mode LPM4</td>
<td>MCLK = LFXT1CLK</td>
<td>4 MCLK cycles + 2 (\mu)s (^{(1)})</td>
</tr>
</tbody>
</table>

\(^{(1)}\) The additional 2 \(\mu\)s are needed to start the DCOCLK. See the device-specific data sheet for parameters.

22.2.8 Using the Integrated Temperature Sensor

To use the on-chip temperature sensor, the user selects the analog input channel INCHx = 1010. Any other configuration is done as if an external channel was selected, including reference selection, conversion-memory selection, etc.

The typical temperature sensor transfer function is shown in Figure 22-13. When using the temperature sensor, the sample period must be greater than 30 \(\mu\)s. The temperature sensor offset error is large. Deriving absolute temperature values in the application requires calibration. See the device-specific data sheet for the parameters.

Selecting the temperature sensor automatically turns on the on-chip reference generator as a voltage source for the temperature sensor. However, it does not enable the \(V_{REF+}\) output or affect the reference selections for the conversion. The reference choices for converting the temperature sensor are the same as with any other channel.
22.2.9 ADC10 Grounding and Noise Considerations

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the A/D flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small, unwanted offset voltages that can add to or subtract from the reference or input voltages of the A/D converter. The connections shown in Figure 22-14 and Figure 22-15 help avoid this.

In addition to grounding, ripple and noise spikes on the power supply lines due to digital switching or switching power supplies can corrupt the conversion result. A noise-free design is important to achieve high accuracy.

Figure 22-14. ADC10 Grounding and Noise Considerations (Internal $V_{REF}$)
22.2.10 ADC10 Interrupts

One interrupt and one interrupt vector are associated with the ADC10 as shown in Figure 22-16. When the DTC is not used (ADC10DTC1 = 0) ADC10IFG is set when conversion results are loaded into ADC10MEM. When DTC is used (ADC10DTC1 > 0) ADC10IFG is set when a block transfer completes and the internal transfer counter 'n' = 0. If both the ADC10IE and the GIE bits are set, then the ADC10IFG flag generates an interrupt request. The ADC10IFG flag is automatically reset when the interrupt request is serviced or may be reset by software.

Figure 22-16. ADC10 Interrupt System
22.3 ADC10 Registers

The ADC10 registers are listed in Table 22-3.

<table>
<thead>
<tr>
<th>Register</th>
<th>Short Form</th>
<th>Register Type</th>
<th>Address</th>
<th>Initial State</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC10 input enable register 0</td>
<td>ADC10AE0</td>
<td>Read/write</td>
<td>04Ah</td>
<td>Reset with POR</td>
</tr>
<tr>
<td>ADC10 input enable register 1</td>
<td>ADC10AE1</td>
<td>Read/write</td>
<td>04Bh</td>
<td>Reset with POR</td>
</tr>
<tr>
<td>ADC10 control register 0</td>
<td>ADC10CTL0</td>
<td>Read/write</td>
<td>01B0h</td>
<td>Reset with POR</td>
</tr>
<tr>
<td>ADC10 control register 1</td>
<td>ADC10CTL1</td>
<td>Read/write</td>
<td>01B2h</td>
<td>Reset with POR</td>
</tr>
<tr>
<td>ADC10 memory</td>
<td>ADC10MEM</td>
<td>Read</td>
<td>01B4h</td>
<td>Unchanged</td>
</tr>
<tr>
<td>ADC10 data transfer control register 0</td>
<td>ADC10DTC0</td>
<td>Read/write</td>
<td>048h</td>
<td>Reset with POR</td>
</tr>
<tr>
<td>ADC10 data transfer control register 1</td>
<td>ADC10DTC1</td>
<td>Read/write</td>
<td>049h</td>
<td>Reset with POR</td>
</tr>
<tr>
<td>ADC10 data transfer start address</td>
<td>ADC10SA</td>
<td>Read/write</td>
<td>01BCh</td>
<td>0200h with POR</td>
</tr>
</tbody>
</table>
### 22.3.1 ADC10CTL0, ADC10 Control Register 0

<table>
<thead>
<tr>
<th>Bit(s)</th>
<th>Description</th>
<th>Value(s)</th>
</tr>
</thead>
</table>
| 15-13  | SREF<sub>x</sub> Select reference               | 000: \( V_{R+} = V_{CC} \) and \( V_{R-} = V_{SS} \)  
             001: \( V_{R+} = V_{REF} \) and \( V_{R-} = V_{SS} \)  
             010: \( V_{R+} = V_{REF} \), and \( V_{R-} = V_{SS} \)  
             011: \( V_{R+} = \text{Buffered} \ V_{REF} \), and \( V_{R-} = V_{SS} \)  
             100: \( V_{R+} = V_{CC} \) and \( V_{R-} = V_{REF} \)  
             101: \( V_{R+} = V_{REF} \) and \( V_{R-} = \text{Buffered} \ V_{REF} \)  
             110: \( V_{R+} = V_{REF} \), and \( V_{R-} = \text{Buffered} \ V_{REF} \)  
             111: \( V_{R+} = \text{Buffered} \ V_{REF} \), and \( V_{R-} = \text{Buffered} \ V_{REF} \) |
| 12-11  | ADC10SHT<sub>x</sub> ADC10 sample-and-hold time | 00: \( 4 \times \text{ADC10CLKs} \)  
             01: \( 8 \times \text{ADC10CLKs} \)  
             10: \( 16 \times \text{ADC10CLKs} \)  
             11: \( 64 \times \text{ADC10CLKs} \) |
| 10     | ADC10SR ADC10 sampling rate. This bit selects the reference buffer drive capability for the maximum sampling rate. Setting ADC10SR reduces the current consumption of the reference buffer. | 0: Reference buffer supports up to \( \sim 200 \text{ ksps} \)  
             1: Reference buffer supports up to \( \sim 50 \text{ ksps} \) |
| 9      | REFOUT Reference output                          | 0: Reference output off  
             1: Reference output on |
| 8      | REFBURST Reference burst.                       | 0: Reference buffer on continuously  
             1: Reference buffer on only during sample-and-conversion |
| 7      | MSC Multiple sample and conversion. Valid only for sequence or repeated modes. | 0: The sampling requires a rising edge of the SHI signal to trigger each sample-and-conversion.  
             1: The first rising edge of the SHI signal triggers the sampling timer, but further sample-and-conversions are performed automatically as soon as the prior conversion is completed |
| 6      | REF2_5V Reference-generator voltage. REFON must also be set. | 0: 1.5 V  
             1: 2.5 V |
| 5      | REFON Reference generator on                    | 0: Reference off  
             1: Reference on |
| 4      | ADC10ON ADC10 on                               | 0: ADC10 off  
             1: ADC10 on |
| 3      | ADC10IE ADC10 interrupt enable                  | 0: Interrupt disabled  
             1: Interrupt enabled |

Can be modified only when ENC = 0
ADC10 Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC10IFG</td>
<td>Bit 2</td>
<td>ADC10 interrupt flag. This bit is set if ADC10MEM is loaded with a conversion result. It is automatically reset when the interrupt request is accepted, or it may be reset by software. When using the DTC this flag is set when a block of transfers is completed.</td>
</tr>
<tr>
<td>ENC</td>
<td>Bit 1</td>
<td>Enable conversion</td>
</tr>
<tr>
<td>ADC10SC</td>
<td>Bit 0</td>
<td>Start conversion. Software-controlled sample-and-conversion start. ADC10SC and ENC may be set together with one instruction. ADC10SC is reset automatically.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No interrupt pending</td>
</tr>
<tr>
<td>1</td>
<td>Interrupt pending</td>
</tr>
<tr>
<td>0</td>
<td>ADC10 disabled</td>
</tr>
<tr>
<td>1</td>
<td>ADC10 enabled</td>
</tr>
<tr>
<td>0</td>
<td>No sample-and-conversion start</td>
</tr>
<tr>
<td>1</td>
<td>Start sample-and-conversion</td>
</tr>
</tbody>
</table>
### 22.3.2 ADC10CTL1, ADC10 Control Register 1

<table>
<thead>
<tr>
<th>INChx</th>
<th>SHSx</th>
<th>ADC10DF</th>
<th>ISSH</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
</tr>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
</tr>
<tr>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
</tr>
</tbody>
</table>

INChx Bits 15-12 Input channel select. These bits select the channel for a single-conversion or the highest channel for a sequence of conversions.

- 0000 A0
- 0001 A1
- 0010 A2
- 0011 A3
- 0100 A4
- 0101 A5
- 0110 A6
- 0111 A7
- 1000 \( V_{\text{REF}} \)
- 1001 \( V_{\text{REF}}/2 \)
- 1010 Temperature sensor
- 1100 \( (V_{\text{CC}} - V_{SS})/2 \)
- 1101 \( (V_{\text{CC}} - V_{SS})/2 \), A12 on MSP430x22xx devices
- 1110 \( (V_{\text{CC}} - V_{SS})/2 \), A13 on MSP430x22xx devices
- 1111 \( (V_{\text{CC}} - V_{SS})/2 \), A14 on MSP430x22xx devices
- 1111 \( (V_{\text{CC}} - V_{SS})/2 \), A15 on MSP430x22xx devices

SHSx Bits 11-10 Sample-and-hold source select

- 00 ADC10SC bit
- 01 Timer_A.OUT1
- 10 Timer_A.OUT0
- 11 Timer_A.OUT2 (Timer_A.OUT1 on MSP430x20x2 devices)

ADC10DF Bit 9 ADC10 data format

- 0 Straight binary
- 1 2's complement

ISSH Bit 8 Invert signal sample-and-hold

- 0 The sample-input signal is not inverted.
- 1 The sample-input signal is inverted.

ADC10DIVx Bits 7-5 ADC10 clock divider

- 000 /1
- 001 /2
- 010 /3
- 011 /4
- 100 /5
- 101 /6
- 110 /7
- 111 /8

ADC10SSELx Bits 4-3 ADC10 clock source select

- 00 ADC100SC
- 01 ACLK
- 10 MCLK
- 11 SMCLK
ADC10 Registers

CONSEQx Bits 2-1 Conversion sequence mode select
00 Single-channel-single-conversion
01 Sequence-of-channels
10 Repeat-single-channel
11 Repeat-sequence-of-channels

ADC10BUSY Bit 0 ADC10 busy. This bit indicates an active sample or conversion operation
0 No operation is active.
1 A sequence, sample, or conversion is active.

### ADC10AE0, Analog (Input) Enable Control Register 0

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
</tr>
</tbody>
</table>

ADC10AE0x Bits 7-0 ADC10 analog enable. These bits enable the corresponding pin for analog input. BIT0 corresponds to A0, BIT1 corresponds to A1, etc.
0 Analog input disabled
1 Analog input enabled

### ADC10AE1, Analog (Input) Enable Control Register 1 (MSP430x22xx only)

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
</tr>
</tbody>
</table>

ADC10AE1x Bits 7-4 ADC10 analog enable. These bits enable the corresponding pin for analog input. BIT4 corresponds to A12, BIT5 corresponds to A13, BIT6 corresponds to A14, and BIT7 corresponds to A15.
0 Analog input disabled
1 Analog input enabled

Reserved Bits 3-0 Reserved

### ADC10MEM, Conversion-Memory Register, Binary Format

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Conversion Results</td>
</tr>
<tr>
<td>r0</td>
<td>r0</td>
<td>r0</td>
<td>r0</td>
<td>r0</td>
<td>r0</td>
<td>r</td>
<td>r</td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Conversion Results R The 10-bit conversion results are right justified, straight-binary format. Bit 9 is the MSB. Bits 15-10 are always 0.
22.3.6 ADC10MEM, Conversion-Memory Register, 2s Complement Format

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Conversion Results

Bits 15-0: The 10-bit conversion results are left-justified, 2s complement format. Bit 15 is the MSB. Bits 5-0 are always 0.

22.3.7 ADC10DTC0, Data Transfer Control Register 0

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>r0</td>
<td>r0</td>
<td>r0</td>
<td>r0</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>r-(0)</td>
<td>rw-(0)</td>
</tr>
</tbody>
</table>

Reserved Bits 7-4: Reserved. Always read as 0.

ADC10TB

Bit 3

ADC10 two-block mode

0: One-block transfer mode
1: Two-block transfer mode

ADC10CT

Bit 2

ADC10 continuous transfer

0: Data transfer stops when one block (one-block mode) or two blocks (two-block mode) have completed.
1: Data is transferred continuously. DTC operation is stopped only if ADC10CT cleared, or ADC10SA is written to.

ADC10B1

Bit 1

ADC10 block one. This bit indicates for two-block mode which block is filled with ADC10 conversion results. ADC10B1 is valid only after ADC10IFG has been set the first time during DTC operation. ADC10TB must also be set.

0: Block 2 is filled
1: Block 1 is filled

ADC10FETCH

Bit 0

This bit should normally be reset.

22.3.8 ADC10DTC1, Data Transfer Control Register 1

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
</tr>
</tbody>
</table>

DTC Transfers

Bits 7-0: DTC transfers. These bits define the number of transfers in each block.

0: DTC is disabled
01h-0FFh: Number of transfers per block
22.3.9 ADC10SA, Start Address Register for Data Transfer

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC10SAx</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
<td>rw-(0)</td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

ADC10SAx Bits 15-1 ADC10 start address. These bits are the start address for the DTC. A write to register ADC10SA is required to initiate DTC transfers.

Unused Bit 0 Unused, Read only. Always read as 0.