


## 24-BIT DUAL-AXIS QUADRATURE COUNTER

August 2009

### FEATURES:

- Up to 30MHz count frequency in non-quadrature mode; Up to 4.3MHz clock frequency ( $17 \times 10^6$  counts/sec) in x4 quadrature mode.
- Dual 24-bit counters to support X and Y axes in motion control applications. • Dual 24-bit comparators.
- Digital filtering of the input quadrature clocks
- Programmable 8-bit separate filter clock prescalers for each axis.
- Error flags for noise exceeding filter band width.
- Programmable Index Input and other programmable I/Os.
- Independent mode programmability for each axis.
- Programmable count modes:  
Quadrature (x1, x2, x4) / Non-quadrature, Normal / Modulo-N / Range Limit / Non-Recycle, Binary / BCD.
- 8-bit 3-State data I/O bus.
- 3V to 5.5V operation ( $V_{DD} - V_{SS}$ ).
- TTL/CMOS compatible I/Os.
- **LS7266R1** (DIP); **LS7266R1-S** (SOIC); **LS7266R1-TS** (TSSOP)

### PIN ASSIGNMENT TOP VIEW




### LS7266R1 Registers:

LS7266R1 has a set of registers associated with each X and Y axis. All X-axis registers have the name prefix X, whereas all Y-axis registers have the prefix Y. Selection of a specific register for Read/Write is made from the decode of the three most significant bits (D7 - D5) of the data-bus. CS input enables the IC for Read/Write. C/D input selects between control and data information for Read/Write. Following is a complete list of LS7266R1 registers.

### Preset Registers: XPR and YPR

Each of these PRs are 24-bit wide. 24-bit data can be written into a PR, one byte at a time, in a sequence of three data write cycles.




### Counters: XCNTR and YCNTR

Each of these CNTRs are 24-bit synchronous Up/Down counters. The count clocks for each CNTR is derived from its associated A/B inputs. Each CNTR can be loaded with the content of its associated PR.

### Output Latches: XOL and YOL

Each OL is 24-bits wide. In effect, the OLs are the output ports for the CNTRs. Data from each CNTR can be loaded into its associated OL and then read back on the data-bus, one byte at a time, in a sequence of three data Read cycles.




### Byte Pointers: XBP and YBP

The Read and Write operations on an OL or a PR always accesses one byte at a time. The byte that is accessed is addressed by one of the BPs. At the end of every data Read or Write cycle on an OL or a PR, the associated BP is automatically incremented to address the next byte.

### Flag Register: XFLAG and YFLAG

The FLAG registers hold the status information of the CNTRs and can be read out on the data bus. The E bit of a FLAG register is set to 1 when the noise pulses at the quadrature inputs are wide enough to be validated by the input filter circuits. E = 1 indicates excessive noise at the inputs but not a definite count error. Once set, E can only be reset via the RLD.




### Filter Clock Prescalers: XPSC and YPSC

Each PSC is an 8-bit programmable modulo-N down counter, driven by the FCK clock. The factor N is down loaded into a PSC from the associated PR low byte register PR0. The PSCs provide the ability to generate independent filter clock frequencies for each channel. The PSCs generate the internal filter clock, FCKn used to validate inputs XA, XB, YA, YB in the quadrature mode.

Final filter clock frequency  $f_{FCKn} = (f_{FCK}/(n+1))$ , where  $n = PSC = 0$  to FFH. For proper counting in the quadrature mode,  $f_{FCKn} \geq 4f_{QA}$  (or  $4f_{QB}$ ), where  $f_{QA}$  and  $f_{QB}$  are the clock frequencies at inputs A and B. In non-quadrature mode filter clock is not needed and the FCK input (Pin 2), should be tied to VDD.


### Reset and Load Signal Decoders: XRLD and YRLD

Following functions can be performed by writing a control byte into an RLD: Transfer PR to CNTR, Transfer CNTR to OL, reset CNTR, reset FLAG and reset BP.



## Counter Mode Registers: XCMR and YCMR

The CNTR operational mode is programmed by writing into the CMRs.



### DEFINITIONS OF COUNT MODES:

**Range Limit.** In range limit count mode, an upper and a lower limit is set, mimicking limit switches in the mechanical counterpart. The upper limit is set by the content of the PR and the lower limit is set to be 0. The CNTR freezes at CNTR = PR when counting up and at CNTR = 0 when counting down. At either of these limits, the counting is resumed only when the count direction is reversed.

**Non-Recycle.** In non-recycle count mode, the CNTR is disabled, whenever a count overflow or underflow takes place. The end of cycle is marked by the generation of a Carry (in Up Count) or a Borrow (in Down Count). The CNTR is re-enabled when a reset or load operation is performed on the CNTR.


**Modulo-N.** In modulo-N count mode, a count boundary is set between 0 and the content of PR. When counting up, at CNTR = PR, the CNTR is reset to 0 and the up count is continued from that point. When counting down, at CNTR = 0, the CNTR is loaded with the content of PR and down count is continued from that point.

The modulo-N is true bidirectional in that the divide-by-N output frequency is generated in both up and down direction of counting for same N and does not require the complement of N in the UP instance. In frequency divider application, the modulo-N output frequency can be obtained at either the Compare (FLG1) or the Borrow (FLG2) output. Modulo-N output frequency,  $f_N = (f_i / (N + 1))$  where  $f_i$  = Input count frequency and  $N = PR$ .

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

## Input/Output Control Register: XIOR and YIOR

The functional modes of the programmable input and output pins are written into the IORs.




**Note: For FLG1 to output Index, IDR bit 0 must be set to 1**

## INDEX CONTROL REGISTERS: XIDR and YIDR

Either the  $\overline{\text{LCNTR/LOL}}$  or the  $\overline{\text{RCNTR/ABG}}$  inputs can be initialized to operate as an index input. When initialized as such, the index signal from the encoder, applied to one of these inputs performs either the Reset CNTR or the Load CNTR or the Load OL operation synchronously with the quadrature clocks. Note that only one of these inputs can be selected as the Index input at a time and hence only one type of indexing function can be performed in any given set-up.

**The index function must be disabled in non-quadrature count mode.**

















**Note 1:** Function selected for this pin via IOR, becomes the operating INDEX function.

**Note 2:**  $\overline{\text{RCNTR/ABG}}$  input must also be initialized as the reset CNTR input via IOR

**Note 3:** "Enable Index" causes the synchronous mode for the selected index input (as described in Pin 18 and Pin 19 sections of the I/O Description) to be enabled. "Disable Index" causes the non-synchronous mode to be enabled. The input, however, is not disabled in either selection.

## REGISTER ADDRESSING MODES

D7	D6	D5	C/D	RD	WR	X/Y	CS	FUNCTION
X	X	X	X	X	X	X	1	Disable both axes for Read/Write
X	X	X	0	1		0	0	Write to XPR byte segment addressed by XBP (Note 3)
X	X	X	0	1		1	0	Write to YPR byte segment addressed by YBP (Note 3)
0	0	0	1	1		0	0	Write to XRLD
0	0	0	1	1		1	0	Write to YRLD
1	0	0	1	1		X	0	Write to both XRLD and YRLD
0	0	1	1	1		0	0	Write to XCMR
0	0	1	1	1		1	0	Write to YCMR
1	0	1	1	1		X	0	Write to both XCMR and YCMR
0	1	0	1	1		0	0	Write to XIOR
0	1	0	1	1		1	0	Write to YIOR
1	1	0	1	1		X	0	Write to both XIOR and YIOR
0	1	1	1	1		0	0	Write to XIDR
0	1	1	1	1		1	0	Write to YIDR
1	1	1	1	1		X	0	Write to both XIDR and YIDR
X	X	X	0	0	1	0	0	Read XOL byte segment addressed by XBP (Note 3)
X	X	X	0	0	1	1	0	Read YOL byte segment addressed by YBP (Note 3)
X	X	X	1	0	1	0	0	Read XFLAG
X	X	X	1	0	1	1	0	Read YFLAG

**X = Don't Care**

**Note 3:** Relevant BP is automatically incremented at the trailing edge of RD or WR pulse

### Absolute Maximum Ratings:

Parameter	Symbol	Values	Unit
Supply Voltage	VDD	+7.0	V
Voltage at any input	VIN	VSS - 0.3 to VDD + 0.3	V
Operating Temperature	TA	-25 to +80	°C
Storage Temperature	TSTG	-65 to +150	°C

### DC Electrical Characteristics. (TA = -25°C to +80°C, VDD = 3V to 5.5V)

Parameter	Symbol	Min. Value	Max. Value	Unit	Remarks
Supply Voltage	VDD	3.0	5.5	V	-
Supply Current	IDD	-	800	μA	All clocks off
Input Logic Low	VIL	-	0.15VDD	V	-
Input Logic High	VIH	0.5VDD	-	V	-
Output Low Voltage	VOL	-	0.5	V	I <sub>OSNK</sub> = 5mA, VDD = 5V
Output High Voltage	VOH	VDD - 0.5	-	V	I <sub>OSRC</sub> = 1mA, VDD = 5V
Input Leakage Current	IILK	-	30	nA	-
Data Bus Leakage Current	IDLK	-	60	nA	Data bus off
Data Bus Source Current	IDBSRC	3	-	mA	VO = VDD - 0.5V, VDD = 5V
Data Bus Sink Current	IDBSNK	8	-	mA	VO = 0.5V, VDD = 5V
FLG Outputs Source Current	I <sub>OSRC</sub>	1.0	-	mA	VO = VDD - 0.5V, VDD = 5V
FLG Outputs Sink Current	I <sub>OSNK</sub>	5.0	-	mA	VO = 0.5V, VDD = 5V

**Transient Characteristics.** (TA = -25°C to +80°C)

Parameter	Symbol	Min. Value	Max. Value	Unit	Remarks
<b>For V<sub>DD</sub> = 3V to 5.5V:</b>					
<b>Read Cycle</b> (See Fig. 1)					
$\overline{\text{RD}}$ Pulse Width	tr1	80	-	ns	-
$\overline{\text{CS}}$ Set-up Time	tr2	80	-	ns	-
$\overline{\text{CS}}$ Hold Time	tr3	0	-	ns	-
C/D Set-up Time	tr4	80	-	ns	-
$\overline{\text{C/D}}$ Hold Time	tr5	10	-	ns	-
$\overline{\text{X/Y}}$ Set-up Time	tr6	80	-	ns	-
$\overline{\text{X/Y}}$ Hold Time	tr7	10	-	ns	-
Data Bus Access Time	tr8	80	-	ns	Access starts when both $\overline{\text{RD}}$ and $\overline{\text{CS}}$ are low.
Data Bus Release Time	tr9	-	35	ns	Release starts when either $\overline{\text{RD}}$ or $\overline{\text{CS}}$ is terminated.
Back to Back Read delay	tr10	90	-	ns	-
<b>Write Cycle</b> (See Fig. 2)					
$\overline{\text{WR}}$ Pulse Width	tw1	45	-	ns	-
$\overline{\text{CS}}$ Set-up Time	tw2	45	-	ns	-
$\overline{\text{CS}}$ Hold Time	tw3	0	-	ns	-
C/D Set-up Time	tw4	45	-	ns	-
$\overline{\text{C/D}}$ Hold Time	tw5	10	-	ns	-
$\overline{\text{X/Y}}$ Set-up Time	tw6	45	-	ns	-
$\overline{\text{X/Y}}$ Hold Time	tw7	10	-	ns	-
Data Bus Set-up Time	tw8	45	-	ns	-
Data Bus Hold Time	tw9	10	-	ns	-
Back to Back Write Delay	tw10	90	-	ns	-
Load CNTR, Reset CNTR and Load OL Pulse Width	t11	35	-	ns	-
<b>For V<sub>DD</sub> = 3.3V ± 10%:</b>					
<b>Quadrature Mode</b> (See Fig. 3-5)					
FCK High Pulse Width	t1	28	-	ns	-
FCK Low Pulse Width	t2	28	-	ns	-
FCK Frequency	f <sub>FCK</sub>	-	17	MHz	-
Mod-n Filter Clock(FCKn)Period	t3	56	-	ns	t3 = (n+1) (t1+t2), where n = PSC = 0 to FFH
FCKn frequency	f <sub>FCKn</sub>	-	17	MHz	-
Quadrature Separation	t4	58	-	ns	t4 > t3
Quadrature Clock Pulse Width	t5	116	-	ns	t5 > 2t3
Quadrature Clock frequency	f <sub>QA</sub> , f <sub>QB</sub>	-	4	MHz	f <sub>QA</sub> = f <sub>QB</sub> < 1/4t3
Quadrature Clock to Count Delay	tQ1	4t3	5t3	-	-
x1/x2/x4 Count Clock Pulse Width	tQ2	28	-	ns	tQ2 = t3/2
Index Input Pulse Width	tidx	65	-	ns	tidx > t4
Carry/Borrow/Compare Output Width	tQ3	28	-	ns	tQ3 = tQ2
<b>Non-Quadrature Mode</b> (See Fig. 6-7)					
Clock A - High Pulse Width	t6	30	-	ns	-
Clock A - Low Pulse Width	t7	30	-	ns	-
Direction Input B Set-up Time	t8S	40	-	ns	-
Direction Input B Hold Time	t8H	20	-	ns	-
Gate Input (ABG) Set-up Time	tGS	40	-	ns	-
Gate Input (ABG) Hold Time	tGH	20	-	ns	-
Clock Frequency	fA	-	16	MHz	fA = (1/ (t6 + t7) )
Clock to Carry or Borrow Out Delay	t9	-	50	ns	-
Carry or Borrow Out Pulse Width	t10	28	-	ns	t10 = t7
Clock to Compare Out Delay	t12	80	-	ns	-

Parameter	Symbol	Min. Value	Max. Value	Unit	Remarks
<b>For V<sub>DD</sub> = 5V ± 10%:</b>					
<b>Quadrature Mode (See Fig. 3-5)</b>					
FCK High Pulse Width	t <sub>1</sub>	14	-	ns	-
FCK Low Pulse Width	t <sub>2</sub>	14	-	ns	-
FCK Frequency	f <sub>FCK</sub>	-	35	MHz	-
Mod-n Filter Clock(FCKn)Period	t <sub>3</sub>	28	-	ns	t <sub>3</sub> = (n+1) (t <sub>1</sub> +t <sub>2</sub> ), where n = PSC = 0 to FFH
FCKn frequency	f <sub>FCKn</sub>	-	35	MHz	-
Quadrature Separation	t <sub>4</sub>	30	-	ns	t <sub>4</sub> > t <sub>3</sub>
Quadrature Clock Pulse Width	t <sub>5</sub>	60	-	ns	t <sub>5</sub> > 2t <sub>3</sub>
Quadrature Clock frequency	f <sub>QA, fQB</sub>	-	8	MHz	f <sub>QA</sub> = f <sub>QB</sub> < 1/4t <sub>3</sub>
Quadrature Clock to Count Delay	t <sub>Q1</sub>	4t <sub>3</sub>	5t <sub>3</sub>	-	-
x1/x2/x4 Count Clock Pulse Width	t <sub>Q2</sub>	14	-	ns	t <sub>Q2</sub> = t <sub>3</sub> /2
Index Input Pulse Width	t <sub>idx</sub>	35	-	ns	t <sub>idx</sub> > t <sub>4</sub>
Carry/Borrow/Compare Output Width	t <sub>Q3</sub>	14	-	ns	t <sub>Q3</sub> = t <sub>Q2</sub>
<b>Non-Quadrature Mode (See Fig. 6-7)</b>					
Clock A - High Pulse Width	t <sub>6</sub>	16	-	ns	-
Clock A - Low Pulse Width	t <sub>7</sub>	16	-	ns	-
Direction Input B Set-up Time	t <sub>8S</sub>	20	-	ns	-
Direction Input B Hold Time	t <sub>8H</sub>	10	-	ns	-
Gate Input (ABG) Set-up Time	t <sub>GS</sub>	20	-	ns	-
Gate Input (ABG) Hold Time	t <sub>GH</sub>	10	-	ns	-
Clock Frequency	f <sub>A</sub>	-	30	MHz	f <sub>A</sub> = (1/ (t <sub>6</sub> + t <sub>7</sub> ) )
Clock to Carry or Borrow Out Delay	t <sub>9</sub>	-	30	ns	-
Carry or Borrow Out Pulse Width	t <sub>10</sub>	16	-	ns	t <sub>10</sub> = t <sub>7</sub>
Clock to Compare Out Delay	t <sub>12</sub>	50	-	ns	-

## INPUTS/OUTPUTS

Either quadrature encoded clocks or non-quadrature clocks can be applied to XA and XB. In quadrature mode XA and XB are digitally filtered and decoded for UP/DN clock. In non-quadrature mode, the filter and the decoder circuits are by-passed. Also, in non-quadrature mode XA serves as the count input and XB as the UP/DOWN direction control input, with XB = 1 selecting Up Count mode and XB = 0, selecting Down Count mode.

### X-AXIS I/Os:

**XA** (Pin 20) X-axis count input A  
**XB** (Pin 21) X-axis count input B

**XLCNTR / XLOL** (Pin 19) X-axis programmable input, to function as either load\_XCNTR input or load\_XOL input. In quadrature mode, it can be configured to operate in either asynchronous or INDEX mode. The INDEX mode is intended for interfacing with the index signal from an incremental encoder. In the INDEX mode both index and quadrature clock signals are digitally filtered with the same internal filter clock for maintaining the synchronous phase relationship between the two.

Both 1/4 and 1/2 cycle indexes are supported in the INDEX mode. In the INDEX mode the active level for the XLCNTR / XLOL input is programmable to be either positive or negative.

In asynchronous mode, signals at the XLCNTR / XLOL input are applied directly to the target modules, bypassing the filter circuits. In the asynchronous mode the active level for the XLCNTR / XLOL input is unconditionally negative.

In non-quadrature mode, the XLCNTR / XLOL input is unconditionally forced to asynchronous mode.

**XRCNTR / ABG** (Pin 18) X-axis programmable input to function as either reset\_XCNTR or XA / XB enable input. In quadrature count mode, if configured as reset\_XCNTR, the XRCNTR / ABG input can further be programmed to operate in either asynchronous or INDEX mode. The INDEX mode is intended for interfacing with the index output of an incremental encoder. In the INDEX mode both index and quadrature clock signals are digitally filtered with the same filter clock for maintaining the synchronous relationship between the two.

Both 1/4 and 1/2 cycle indexes are supported in the INDEX mode. The active level for the input is programmable to be either positive or negative.

In asynchronous mode, if configured as reset\_XCNTR, signals at the XRCNTR / XABG input are applied directly to the target module, bypassing the filter circuits. In this configuration the active level for the reset\_XCNTR signal is unconditionally negative.

In non-quadrature mode, if configured as reset\_XCNTR, the XRCNTR / XABG input is unconditionally forced to asynchronous mode.

When configured as XABG, a logic high at the XRCNTR / XABG input enables inputs XA and XB, a logic low disables inputs XA and XB.

**XFLG1** (Pin 22) X-axis programmable output to operate either as XCARRY (Active low), or XCOMPARE (generated when XPR = XCNTR; Active low), or XIDX (low during active index) or XCARRY / XBORROW (Active low).

**XFLG2** (Pin 23) X-axis programmable output to operate as either XBORROW (Active low) or XU/D (XFLAG bit 5) or XE (XFLAG bit 4).

### Y-AXIS I/Os:

All the X-axis inputs/outputs are duplicated for the Y-axis with similar functionalities.

**YA** (Pin 25)

**YB** (Pin 24)

**YLCNTR / YLOL** (Pin 1)

**YRCNTR / YABG** (Pin 28)

**YFLG1** (Pin 27)

**YFLG2** (Pin 26)

### COMMON I/Os:

**WR** (Pin 14) Write input. Control/data bytes are written at the trailing edge of low level pulse applied to this input.

**RD** (Pin 16) Read input. A low level applied to this input enables the FLAGS and OLs to be read on the data bus.

**CS** (Pin 15) Chip select input. A low level applied to this input enables the chip for Read and Write.

**C/D** (Pin 13) Control/Data input. This input selects between a control register or a data register for Read/Write. When low, a data register is selected. When high, a control register is selected.

**D0 - D7** (Pins 4 - 11) Data Bus input/output. The 8-bit three-state data bus is the I/O port through which all data transfers take place between the LS7266R1 and the host processor.


**FCK** (Pin 2) Filter clock input in quadrature mode. The FCK is divided down internally by two 8-bit programmable prescalers, one for each channel.

**X/Y** (Pin 17) Selects between X and Y axes for Read or Write.  $\bar{X}/\bar{Y} = 0$  selects X-axis and  $\bar{X}/\bar{Y} = 1$  selects Y-axis.  $\bar{X}/\bar{Y}$  is overridden by D7 = 1 in Control Write Mode ( $C/\bar{D} = 1$ ).


**VDD** (Pin 3) +5V

**VSS** (Pin 12) GND






**FIGURE 1. READ CYCLE**




**FIGURE 2. WRITE CYCLE**



**FIGURE 3. FILTER CLOCK FCK AND QUADRATURE CLOCKS A AND B**

**Note 4:**  $FCK_n$  is the final modulo-n internal filter clock, arbitrarily shown here as modulo-1.




**FIGURE 4. QUADRATURE CLOCK A, B AND INDEX INPUT**

**Note 5:** Shown here is positive index with solid line depicting 1/4 cycle index and dotted line depicting 1/2 cycle index. Either LCNTR/LOL or RCNTR/ABG input can be used as the INDEX input.


**Note 6:** X1, X2 and X4 clocks are the final internal Up/Down count clocks derived from filtered and decoded Quadrature Clock inputs, A and B.

**Note 7:** IDX is the synchronized internal "load OL" or "load CNTR" or "reset CNTR" signal based on LCNTR/LOL or RCNTR/ABG input being selected as the INDEX input, respectively. This signal is identical with FLAG register bit 6.




**FIGURE 5. CARRY, BORROW, COMPARE, CARRY TOGGLE, BORROW TOGGLE AND COMPARE TOGGLE IN X4 QUADRATURE, NORMAL, BINARY COUNT MODE.**


**Note 8:** COMPARE is generated when PR = CNTR. In this timing diagram it is arbitrarily assumed that PR = 1.




**FIGURE 6. COUNT (A), DIRECTION (B) AND GATE (ABG) INPUTS IN NON-QUADRATURE MODE**




**FIGURE 7. NON-RECYCLE, NON-QUADRATURE, BCD MODE**



**FIGURE 8. MODULO - N, NON-QUADRATURE (Shown with N = 3)**



**FIGURE 9. RANGE LIMIT, NON-QUADRATURE (Shown with PR = 4)**



**FIGURE 10. SINGLE-AXIS BLOCK DIAGRAM SHOWING MAJOR DATA PATHS**




FIGURE 11A. LS7266R1 INTERFACE EXAMPLES




FIGURE 11B. LS7266R1 INTERFACE EXAMPLES

## C Sample Routines for Interfacing with LS7266R1

```

#include<stdlib.h>
#include <stdio.h>
#include <conio.h>

#define XDATA(arg) (arg +0)
#define XCMD (arg) (arg + 1)
#define YDATA (arg) (arg +2)
#define YCMD (arg) (arg +3)

// RLD Reg.
#define RLD (arg) (arg | 0x80)
#define XRLD (arg) (arg | 0)
#define YRLD (arg) XRLD(arg)
#define Rst_BP 0x01
#define Rst_CNTR 0x02
#define Rst_FLAGS 0x04
#define Rst_E 0x06
#define Trf_PR_CNTR 0x08
#define Trf_CNTR_OL 0x10
#define Trf_PS0_PSC 0x18

//CMR Reg.
#define CMR(arg) (arg | 0xA0)
#define XCMR(arg) (arg | 0x20)
#define YCMR(arg) XCMR(arg)
#define BINCnt 0x00
#define BCDCnt 0x01
#define NrmCnt 0x00
#define RngLmt 0x02
#define NRcyc 0x04
#define ModN 0x06
#define NQDX 0x00
#define QDX1 0x08
#define QDX2 0x10
#define QDX4 0x18

//IOR Reg.
#define IOR(arg) (arg | 0xC0)
#define XIOR(arg) (arg | 0x40)
#define YIOR(arg) XIOR(arg)
#define DisAB 0x00
#define EnAB 0x01

#define LCNTR 0x00
#define LOL 0x02
#define RCNTR 0x00
#define ABGate 0x04
#define CYBW 0x00
#define CPBW 0x08
#define CB_UPDN 0x10
#define IDX_ERR 0x18

// IDR
#define IDR(arg) (arg | 0xE0)
#define XIDR(arg) (arg | 0x60)
#define YIDR(arg) XIDR(arg)
#define DisIDX 0x00
#define EnIDX 0x01
#define NIDX 0x00
#define PIDX 0x02
#define LIDX 0x00
#define RIDX 0x04

void Init_7266(int Addr);
/* Initialize 7266 as follows (X + Y CNTR)
Modulo N count mode for N = 0x123456
Binary Counting
Index on LCNTR/LOL Input
CY and BW outputs
RCNTR/ABG controls Counters
A and B Enabled
*/
void Init_7266(int Addr)
{
    //Setup IOR Reg.
    outp(XCMD(Addr),IOR(DisAB + LOL + ABGate + CYBW)); //Disable Counters and Set CY BW Mode

    //Setup RLD Reg.
    outp(XCMD(Addr),RLD(Rst_BP + Rst_FLAGS)); //Reset Byte Pointer(BP) And Flags
    outp(XDATA(Addr),0x06); //Load 6 to PR0 to setup Transfer to PS0
    outp(YDATA(Addr),0x06); //Load 6 to PR0 to setup Transfer to PS0
    outp(XCMD(Addr),RLD(Rst_E + Trf_PS0_PSC)); //Reset E Flag and Transfer PR0 to PSC
    outp(XCMD(Addr),RLD(Rst_BP + Rst_CNTR)); //Reset BP and Reset Counter

    //Setup IDR Reg.
    outp(XCMD(Addr),IDR(EnIDX + NIDX + LIDX)); //Enable Negative Index on LCNTR/LOL Input

    //Setup CMR Reg.
    outp(XCMD(Addr),CMR(BINCnt + ModN + QDX4)); //Set Binary Modulo N Quadrature x4

```

```

//Setup PR Reg. for Modulo N Counter to 0x123456
outp(XDATA(Addr),0x56); //Least significant Byte first
outp(XDATA(Addr),0x34); //then middle byte
outp(XDATA(Addr),0x12); //then most significant byte
//Setup PR Reg. for Modulo N Counter to 0x123456
outp(YDATA(Addr),0x56); //Least significant Byte first
outp(YDATA(Addr),0x34); //then middle byte
outp(YDATA(Addr),0x12); //then most significant byte

//Enable Counters
outp(XCMD(Addr),IOR(EnAB));

}

/* Write_7266_PR
Input: Addr has Address of 7266 counter.
Data: has 24 bit data to be written to PR register
*/
void Write_7266_PR(int Addr,unsigned long Data);
void Write_7266_PR(int Addr,unsigned long Data)
{
    outp(XCMD(Addr),RLD(Rst_BP)); //Reset Byte Pointer to Synchronize Byte Writing
    outp(XDATA(Addr),(unsigned char)Data);
    Data >>= 8;
    outp (XDATA(Addr),(unsigned char)Data);
    Data >>= 8;
    outp(XDATA(Addr),(unsigned char)Data);
}

/* Read_7266_OL
Input: Addr has Address of 7266 counter.
Output: Data returns 24 bit OL register value.
*/
unsigned long Read_7266_OL(int Addr);
unsigned long Read_7266_OL(int Addr)
{
    unsigned long Data=0;
    outp(XCMD(Addr),(RLD(Rst_BP + Trf_Cntr_OL))); //Reset Byte Pointer to Synchronize Byte reading and
                                                Transferring of data from counters to OL.
    Data |= (unsigned long)inp(XDATA(Addr)); //read byte 0 from OL
    lrotr(Data,8); //Rotate for next Byte
    Data |= (unsigned long)inp(XDATA(Addr)); //read byte 1 from OL
    lrotr(Data,8); //Rotate for next Byte
    Data |= (unsigned long)inp(XDATA(Addr)); //read byte 2 from OL
    lrotr(Data,16); //Rotate for last Byte
    return(Data);
}

/* Get_7266_Flags
Input: Addr has Address of 7266 counter.
returns Flags of counter
*/
unsigned char Get_7266_Flags(int Addr);
unsigned char Get_7266_Flags(int Addr)
{
    return(inp(CMD(Addr)));
}

```